Xilinx ISE Global Signals (VHDL)

No, they don't work. You can add probes in the FPGA editor, or, to avoid having to edit loads of modules to bring signals up to the top level in the code, put 'records' in the port definitions instead of normal signals. These can easily be edited in a package file to add more signals (e.g. for debugging).